What is claimed is:

1

- 2 1. A package for holding at least two integrated circuits comprising:
- an upper board and a lower board, the lower surface of the upper board
- 4 being bonded to the upper surface of the lower board by a set of electrically
- 5 conductive bonding members, in which;
- 6 said upper board has a set of upper contact members adapted for bonding an
- 7 upper integrated circuit through signal-carrying contacts formed on an upper
- 8 surface of said upper board in an upper integrated circuit location;
- 9 said upper board has a bonding surface on said lower surface thereof below
- said upper integrated circuit location;
- said lower board has an aperture passing therethrough below said bonding
- surface, thereby forming a cavity adapted for holding a lower integrated
- 13 circuit; and
- said lower board has a set of wirebond pads disposed about said aperture on
- a lower surface of said lower board for contacting said second integrated
- 16 circuit.
 - 1 2. A package according to claim 1, in which there is at least one
- 2 electrically conductive path from one of said set of upper contact members
- 3 through one of said electrically conductive bonding members to one of said
- 4 set of wirebond pads, thereby establishing a short signal path between said
- 5 upper integrated circuit and said lower integrated circuit.
- 1 3. A package according to claim 1, in which said lower integrated circuit
- 2 projects below said lower surface of said upper board by an offset distance
- 3 comprising the thickness of bonding material between said lower integrated

- 4 circuit and said upper board plus the thickness of said lower integrated
- 5 circuit, and in which said offset distance extends past said lower surface of
- 6 said lower board by an offset difference, whereby a connection between said
- 7 lower surface of said lower board and a support surface need only be greater
- 8 than said offset distance.
- 1 4. A package according to claim 2, in which said lower integrated circuit
- 2 projects below said lower surface of said upper board by an offset distance
- 3 comprising the thickness of bonding material between said lower integrated
- 4 circuit and said upper board plus the thickness of said lower integrated
- 5 circuit, and in which said offset distance extends past said lower surface of
- said lower board by an offset difference, whereby a connection between said
- 7 lower surface of said lower board and a support surface need only be greater
- 8 than said offset distance.
- 1 5. A package according to claim 1, in which an upper integrated circuit
- 2 is bonded to said set of upper contact members, a rim is bonded to said
- 3 upper surface of said upper board and a lid is bonded to an upper surface of
- 4 said rim, thereby enclosing said upper integrated circuit; and
- 5 said lower integrated circuit is encapsulated by encapsulating material,
- 6 thereby reducing the amount of clearance needed below said lower board.
- 1 6. A package according to claim 2, in which an upper integrated circuit
- 2 is bonded to said set of upper contact members, a rim is bonded to said
- 3 upper surface of said upper board and a lid is bonded to an upper surface of
- 4 said rim, thereby enclosing said upper integrated circuit; and

- said lower integrated circuit is encapsulated by encapsulating material,
- 6 thereby reducing the amount of clearance needed below said lower board.
- 1 7. A package according to claim 3, in which an upper integrated circuit
- 2 is bonded to said set of upper contact members, a rim is bonded to said
- 3 upper surface of said upper board and a lid is bonded to an upper surface of
- 4 said rim, thereby enclosing said upper integrated circuit; and
- 5 said lower integrated circuit is encapsulated by encapsulating material,
- 6 thereby reducing the amount of clearance needed below said lower board.
- 8. A package according to claim 1, in which said lower board has a set
- 2 of electrically conductive bonding members in a pattern adapted for bonding
- with a counterpart set on said lower surface of said upper board and a set of
- 4 wirebond pads on said lower surface of said lower board adapted for
- 5 carrying signals to an nth integrated circuit of a group of integrated circuits
- 6 compatible with said upper integrated circuit, whereby said upper board
- 7 may be bonded to one of a set of lower boards, each compatible with a
- 8 different lower integrated circuit, so that said upper integrated circuit may
- 9 be combined with any of said group of integrated circuits compatible with
- said upper integrated circuit.
 - 9. A package according to claim 2, in which said lower board has a set
 - 2 of electrically conductive bonding members in a pattern adapted for bonding
 - 3 with a counterpart set on said lower surface of said upper board and a set of
 - 4 wirebond pads on said lower surface of said lower board adapted for
 - 5 carrying signals to an nth integrated circuit of a group of integrated circuits
- 6 compatible with said upper integrated circuit, whereby said upper board

- 7 may be bonded to one of a set of lower boards, each compatible with a
- 8 different lower integrated circuit, so that said upper integrated circuit may
- 9 be combined with any of said group of integrated circuits compatible with
- said upper integrated circuit.
 - 1 10. A package according to claim 3, in which said lower board has a set
 - 2 of electrically conductive bonding members in a pattern adapted for bonding
 - 3 with a counterpart set on said lower surface of said upper board and a set of
 - 4 wirebond pads on said lower surface of said lower board adapted for
 - 5 carrying signals to an nth integrated circuit of a group of integrated circuits
 - 6 compatible with said upper integrated circuit, whereby said upper board
- 7 may be bonded to one of a set of lower boards, each compatible with a
- 8 different lower integrated circuit, so that said upper integrated circuit may
- 9 be combined with any of said group of integrated circuits compatible with
- said upper integrated circuit.
 - 1 11. A method of forming a package for integrated circuits comprising the
- 2 steps of:
- forming an upper board having a set of upper contact members adapted for
- 4 bonding an upper integrated circuit through signal-carrying contacts formed
- on an upper surface of said upper board in an upper integrated circuit
- 6 location and a set of electrically conductive bonding members on a lower
- surface of said upper board, said upper board having a bonding surface on
- 8 said lower surface thereof below said upper integrated circuit location;
- 9 forming a lower board having a counterpart set of electrically conductive
- bonding members on an upper surface of said upper board matching said set

- of electrically conductive bonding members on said lower surface of said
- 12 upper board and having an aperture passing therethrough below said
- bonding surface, thereby forming a cavity adapted for holding a lower
- integrated circuit and a set of wirebond pads disposed about said aperture on
- a lower surface of said lower board for contacting said second integrated
- 16 circuit; and
- bonding said upper board to said lower board with said set of electrically
- 18 conductive bonding members.
 - 1 12. A method of forming a package for integrated circuits according to
- 2 claim 11, further comprising the steps of:
- 3 bonding an upper integrated circuit to said upper board and testing the
- 4 combination of said upper integrated circuit and said upper board;
- 5 bonding a lower integrated circuit to said lower board and testing the
- 6 combination of said lower integrated circuit and said lower board; and
- 7 thereafter bonding said upper board to said lower board.